Difference between revisions of "FPGA Design Environment"
From Course Wiki
m (moved MRI controller FPGA system to FPGA Design Environment) |
|||
| Line 5: | Line 5: | ||
[http://www.altera.com/literature/an/an351.pdf Simulating Nios II Embedded Processor Designs] | [http://www.altera.com/literature/an/an351.pdf Simulating Nios II Embedded Processor Designs] | ||
| − | ==Altera | + | ==Altera macro specifications== |
[http://www.altera.com/literature/hb/nios2/qts_qii55003.pdf Altera SGDMA documentation] | [http://www.altera.com/literature/hb/nios2/qts_qii55003.pdf Altera SGDMA documentation] | ||
| + | |||
| + | ==Development boards== | ||
| + | |||
| + | [http://www.altera.com/literature/manual/rm_data_conversion_hsmc.pdf Data conversion HSMC card] | ||
Revision as of 04:55, 8 June 2010
ModelSim
Quartus II Handbook ch. 3: ModelSim Support
Simulating Nios II Embedded Processor Designs
